

# CD40106B Types

# CMOS Hex Schmitt Triggers

High-Voltage Types (20-Volt Rating)

■ CD40106B consists of six Schmitttrigger circuits. Each circuit functions as an inverter with Schmitt-trigger action on the input. The trigger switches at different points for positive- and negative-going signals. The difference between the positive-going voltage (VP) and the negative-going voltage (VN) is defined ashysteresis voltage (VH) (see Fig.6). The CD40106B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- Schmitt-trigger action with no external components
  Hysteresis voltage (typ.) 0.9 V at VDD = 5 V, 2.3 V at
- V<sub>DD</sub> = 10 V, and 3.5 V at V<sub>DD</sub> = 15 V
- Noise immunity greater than 50%
- No limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Low VDD to VSS current during slow
- input ramp 5-V, 10-V, and 15-V para
- 5-V, 10-V, and 15-V parametric ratings
  Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- Astable multivibrators

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V <sub>SS</sub> Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to $200mW$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +125°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

#### **RECOMMENDED OPERATING CONDITIONS**


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


	LIN	LIANTO	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA			
Full Package Temperature Range)	3	18	V


#### DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$ 

	TEST COND	ITIONS	LIN			
CHARACTERISTIC	V <sub>DD</sub> (V)		TYP.	MAX.	UNITS	
Propagation Delay Time:		5	140	280		
tPHL,		10	70	140	ns	
tPLH		15	60	120		
Transition Time:		5	100	200		
tTHL.		10	50	100	ns	
<b>ttlh</b>		15	40	80		
Input Capacitance, CIN	Any Input		5	7.5	pF	












Fig.2 - Typical output low (sink) current characteristics.




#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						(°C)	UNITS		
		VIN (V)	VDD (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	•		
-	-	0,5	5	1	1	30	30		0.02	1			
Ouiescent Device Current, IDD	-	0,10	10	2	2	60	60	_	0.02	2	1		
Max.	-	0.15	15	4	4	120	120	<u> </u>	0.02	4	μA		
	-	0,20	20	20	20	600	600	- 1	0.04	20			
Positive Trigger	_	-	5	2.2	2.2	2.2	2.2	2.2	2.9				
Threshold Voltage	-	-	10	4.6	4.6	4.6	4.6	4.6	5.9	_	1		
V <sub>p</sub> Min.	-	_	15	6.8	6.8	6.8	6.8	6.8	8.8				
	-	-	5	3.6	3.6	3.6	3.6		2.9	3.6	V.,		
V <sub>D</sub> Max.	-	-	10	7.1	7.1	7.1	7.1	- 1	5.9	7.1	1		
٢	-	-	15	10.8	10.8	10.8	10.8	-	8.8	.10,8			
Negative Trigger		-	5	0.9	0.9	0.9	0.9	0.9	1.9	-			
Threshold Voltage			10	2.5	2.5	2.5	2.5	2.5	3.9	_	1		
V <sub>N</sub> Min.	-		15	4	4	4	4	4	5.8	-			
		_	5	2.8	2.8	2.8	2.8		1.9	2.8			
V <sub>N</sub> Max.	-	. –	10	5.2	5.2	5.2	5.2		3.9	5.2			
	-		15	7.4	7.4	7.4	7.4		5.8	7.4			
			5	0.3	0.3	0.3	0.3	0.3	0.9	-	v		
Hysteresis Voltage	-	-	10	1.2	1.2	1.2	1.2	1.2	2.3	-			
V <sub>H</sub> Min.	-		15	1.6	1.6	1.6	1.6	1.6	3.5	-			
		_	5	1.6	1.6	1.6	1.6	-	0.9	1.6			
V <sub>H</sub> Max.	-	-	10	3.4	3.4	3.4	3.4	_	2.3	3.4			
	-	_	15	5	5	5	5		3.5	5			
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_			
Current, IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-			
Output High	4.6	0,5	5	0.64	-0.61	-0.42	-0.36	-0.51	-1		mA		
(Source)	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
·0H /////	13.5	0,15	15	-4.2	4	2.8	-2.4	-3.4	-6.8	-			
Output Voltage Low-Level, VOL Max.		5	5	0.05					0	0.05			
	_	10	10		0.	05			0	0.05			
	-	15	15		0.	05		_	0	0.05	v		
Output Voltage	-	0	5		4.	95		4.95	5	_			
High Level,	-	0	10		9.	95		9.95	10	-	7		
VOH Min.		0	15		14	.95		14.95	15	-	7		
Input Current, IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μA		



a) Definition of Vp, V<sub>N</sub>, V<sub>H</sub> b) Transfer characteristics of 1 of 6 gates Fig.6 - Hysteresis definition, characteristics, and test set-up.




3

COMMERCIAL CMOS HIGH VOLTAGE ICs


Fig.7 - Input and output characteristics.

9205-28680



transfer characteristics.

## CD40106B Types







Fig.21 - Dynamic power dissipation test circuit.

TERMINAL ASSIGNMENT



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

Dimensions and Pad Layout for CD40106BH

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CD40106BE	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40106BF	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD40106BF3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD40106BM	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40106BM96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40106BMT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40106BNSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD40106BPW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD40106BPWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AB.



# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated