July 2007



FDD4141

P-Channel PowerTrench[®] MOSFET -40V, -50A, 12.3m Ω

Features

- Max $r_{DS(on)} = 12.3 \text{m}\Omega$ at $V_{GS} = -10 \text{V}$, $I_D = -12.7 \text{A}$
- Max $r_{DS(on)} = 18.0 \text{m}\Omega$ at $V_{GS} = -4.5 \text{V}$, $I_D = -10.4 \text{A}$
- High performance trench technology for extremely low r_{DS(on)}
- RoHS Compliant





General Description

This P-Channel MOSFET has been produced using Fairchild Semiconductor's proprietary PowerTrench® technology to deliver low $r_{\text{DS(on)}}$ and optimized Bvdss capability to offer superior performance benefit in the applications. and optimized switching performance capability reducing power dissipation losses in converter/inverter applications.

Applications

- Inverter
- Power Supplies





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | Parameter | | | |
|-----------------------------------|--|-----------------------|-----------|-------------|----|
| V_{DS} | Drain to Source Voltage | | | -40 | V |
| V_{GS} | Gate to Source Voltage | | | ±20 | V |
| | Drain Current -Continuous (Package limited) | T _C = 25°C | | -50 | |
| | -Continuous (Silicon limited) | T _C = 25°C | | -58 | |
| ID | -Continuous | T _A = 25°C | (Note 1a) | -10.8 | Α |
| | -Pulsed | | | -100 | |
| E _{AS} | Single Pulse Avalanche Energy | | (Note 3) | 337 | mJ |
| Б | Power Dissipation | T _C = 25°C | | 69 | W |
| P_{D} | Power Dissipation | T _A = 25°C | (Note 1a) | 2.4 | VV |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | | -55 to +150 | °C |

Thermal Characteristics

| $R_{\theta JC}$ | Thermal Resistance, Junction to Case | | 1.8 | °C/W |
|-------------------|---|-----------|-----|------|
| R _{e.IA} | Thermal Resistance, Junction to Ambient | (Note 1a) | 52 | C/VV |

Package Marking and Ordering Information

| Device Marking | Device | Package | Reel Size | Tape Width | Quantity |
|----------------|---------|----------------|-----------|------------|------------|
| FDD4141 | FDD4141 | D-PAK (TO-252) | 13" | 12mm | 2500 units |

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--------------------------------------|--|--|-----|-----|------|-------|
| Off Chara | acteristics | | | | | |
| BV _{DSS} | Drain to Source Breakdown Voltage | $I_D = -250 \mu A, V_{GS} = 0 V$ | -40 | | | V |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | I_D = -250 μ A, referenced to 25°C | | -29 | | mV/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = -32V, V_{GS} = 0V$ | | | -1 | μΑ |
| I _{GSS} | Gate to Source Leakage Current | $V_{GS} = \pm 20V, V_{DS} = 0V$ | | | ±100 | nA |

On Characteristics

| V _{GS(th)} | Gate to Source Threshold Voltage | $V_{GS} = V_{DS}, I_{D} = -250 \mu A$ | -1 | -1.8 | -3 | V |
|--|--|---|------|------|-------|-------|
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage Temperature Coefficient | I _D = -250μA, referenced to 25°C | | 5.8 | | mV/°C |
| | $V_{GS} = -10V, I_D = -12.7A$ | | 10.1 | 12.3 | | |
| roce | Static Drain to Source On Resistance | $V_{GS} = -4.5V, I_D = -10.4A$ | | 14.5 | 18.0 | mΩ |
| r _{DS(on)} Static Drain to Source On Resistance | $V_{GS} = -10V$, $I_D = -12.7A$, $T_J = 125^{\circ}C$ | | 15.3 | 18.7 | 11122 | |
| g _{FS} | Forward Transconductance | $V_{DS} = -5V, I_{D} = -12.7A$ | | 38 | | S |

Dynamic Characteristics

| C _{iss} | Input Capacitance | 201111 011 | 2085 | 2775 | pF |
|------------------|------------------------------|---|------|------|----|
| C _{oss} | Output Capacitance | $V_{DS} = -20V, V_{GS} = 0V,$ f = 1MHz | 360 | 480 | pF |
| C _{rss} | Reverse Transfer Capacitance | 1 - 1101112 | 210 | 310 | pF |
| R_g | Gate Resistance | f = 1MHz | 4.6 | | Ω |

Switching Characteristics


| t _{d(on)} | Turn-On Delay Time | | 10 | 19 | ns |
|---------------------|-------------------------------|--|----|----|----|
| t _r | Rise Time | $V_{DD} = -20V, I_{D} = -12.7A,$ $V_{GS} = -10V, R_{GEN} = 6\Omega$ | 7 | 13 | ns |
| t _{d(off)} | Turn-Off Delay Time | $V_{GS} = -10V$, $R_{GEN} = 0.02$ | 38 | 60 | ns |
| t _f | Fall Time | | 15 | 27 | ns |
| Q_{g} | Total Gate Charge | V _{GS} = 0V to -10V | 36 | 50 | nC |
| Q_{g} | Total Gate Charge | $V_{GS} = 0V \text{ to -5V}$ $V_{DD} = -20V,$ $I_{D} = -12.7A$ | 19 | 27 | nC |
| Q_{gs} | Gate to Source Charge | 1 _D = -12.7A | 7 | | nC |
| Q_{gd} | Gate to Drain "Miller" Charge | | 8 | | nC |

Drain-Source Diode Characteristics

| V_{SD} | Source to Drain Diode Forward Voltage | $V_{GS} = 0V, I_S = -12.7A$ (Note 2) | | -0.8 | -1.2 | V |
|-----------------|---------------------------------------|--|--|------|------|----|
| t _{rr} | Reverse Recovery Time | I _F = -12.7A, di/dt = 100A/μs | | 29 | 44 | ns |
| Q _{rr} | Reverse Recovery Charge | | | 26 | 40 | nC |

Re₀LG is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.

R₀LC is guaranteed by design while R₀LA is determined by the user's board design.



a) 52°C/W when mounted on a 1 in² pad of 2 oz copper



b) 100°C/W when mounted on a minimum pad.

- 2: Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3: Starting T_J = 25°C, L = 3mH, I_{AS} = 15A, V_{DD} = 40V, V_{GS} = 10V.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 13. Transient Thermal Response Curve





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx [®] | Green FPS™ e-Series™ | POWEREDGE® | SuperSOT™-8 |
|-------------------------------------|-------------------------|----------------------------|------------------------|
| Build it Now™ | GOT™ | Power-SPM™ | SyncFET™ |
| CorePLUS™ | i-Lo™ | PowerTrench [®] | The Power Franchise® |
| $CROSSVOLT^{TM}$ | IntelliMAX™ | Programmable Active Droop™ | U TM |
| CTL™ | ISOPLANAR™ | QFĔT [®] | TinyBoost™ |
| Current Transfer Logic™ | MegaBuck™ | QS™ | TinyBuck™ |
| EcoSPARK [®] | MICROCOUPLER™ | QT Optoelectronics™ | TinyLogic [®] |
| FACT Quiet Series™ | MicroFEET™ | Quiet Series™ | TINYOPTO™ |
| FACT [®] | MicroPak™ | RapidConfigure™ | TinyPower™ |
| FAST [®] | Motion-SPM™ | SMART START™ | TinyPWM™ |
| FastvCore™ | OPTOLOGIC [®] | SPM [®] | TinyWire™ |
| FPS™ | OPTOPLANAR [®] | STEALTH™ | µSerDes™ |
| FRFET [®] | PDP-SPM™ | SuperFET™ | UHC [®] |
| Global Power Resourse SM | Power220 [®] | SuperSOT™-3 | UniFET™ |
| Green FPS™ | Power247 [®] | SuperSOT™-6 | VCX [™] |

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used their.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. 129