











SN54HC05, SN74HC05

SCLS080E - FEBRUARY 2015-REVISED MARCH 2015

SNx4HC05 Hex Inverters With Open-Drain Outputs

Features

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs can Drive up to 10 LSTTL Loads
- Low-Power Consumption, 20-µA Maximum ICC
- Typical $t_{pd} = 8 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1-µA Maximum

Applications

- Mice
- **Printers**
- **AC Inverter Drives**
- **UPS**
- **AC Servo Drives**
- Other Motor Drives

3 Description

The SNx4HC05 devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic. The open-drain outputs require pullup resistors to perform correctly. They may be connected to other open-drain outputs to implement wired-OR or active-high wired-AND functions.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|--------------------|--|--|
| | PDIP (14) | 19.30 mm × 6.40 mm | | |
| SN74HC05 | SOIC (14) | 8.65 mm × 3.91 mm | | |
| SN/4HC05 | SOP (14) | 10.30 mm × 5.30 mm | | |
| | TSSOP (14) | 5.00 mm × 4.40 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)





Table of Contents

| 1 | Features 1 | 8.2 Functional Block Diagram |
|---|--------------------------------------|---|
| 2 | Applications 1 | 8.3 Feature Description |
| 3 | Description 1 | 8.4 Device Functional Modes |
| 4 | Revision History | 9 Application and Implementation 8 |
| 5 | Pin Configuration and Functions | 9.1 Application Information 8 |
| 6 | Specifications4 | 9.2 Typical Application8 |
| U | 6.1 Absolute Maximum Ratings | 10 Power Supply Recommendations 9 |
| | 6.2 ESD Ratings | 11 Layout 9 |
| | 6.3 Recommended Operating Conditions | 11.1 Layout Guidelines9 |
| | 6.4 Thermal Information | 11.2 Layout Example9 |
| | 6.5 Electrical Characteristics | 12 Device and Documentation Support 10 |
| | 6.6 Switching Characteristics 5 | 12.1 Documentation Support |
| | 6.7 Operating Characteristics | 12.2 Related Links |
| | 6.8 Typical Characteristics6 | 12.3 Trademarks10 |
| 7 | Parameter Measurement Information 6 | 12.4 Electrostatic Discharge Caution |
| 8 | Detailed Description 7 | 12.5 Glossary10 |
| • | 8.1 Overview | 13 Mechanical, Packaging, and Orderable Information10 |

4 Revision History


Changes from Revision D (August 2003) to Revision E

Page




5 Pin Configuration and Functions

SN74HC05: D, N, NS, or PW Package, 14-Pin SOIC, PDIP, SOP, or TSSOP
SN54HC05: J or W Package, 19-Pin CDIP or CFP
(Top View)



SN54HC05: FK Package 20-Pin LCCC (Top View)



NC - No internal connection

Pin Functions

| | PIN | | | DECODURTION |
|-----------------|-----|------------------------|-----|-------------|
| NAME | NO. | LCCC NO. | I/O | DESCRIPTION |
| 1A | 1 | 2 | 1 | Input 1 |
| 1Y | 2 | 3 | 0 | Output 1 |
| 2A | 3 | 4 | I | Input 2 |
| 2Y | 4 | 6 | 0 | Output 2 |
| ЗА | 5 | 8 | I | Input 3 |
| 3Y | 6 | 9 | 0 | Output 3 |
| GND | 7 | 10 | _ | Ground pin |
| 4A | 9 | 13 | I | Input 4 |
| 4Y | 8 | 12 | 0 | Output 4 |
| 5A | 11 | 16 | I | Input 5 |
| 5Y | 10 | 14 | 0 | Output 5 |
| 6A | 13 | 19 | I | Input 6 |
| 6Y | 12 | 18 | 0 | Output 6 |
| NC | _ | 1, 5, 7, 11, 15, 17 | _ | No connect |
| V _{CC} | 14 | 20 | _ | Power pin |

Copyright © 2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT |
|------------------|--|------|-----|------|
| V_{CC} | Supply voltage | -0.5 | 7 | V |
| I _{IK} | Input clamp current, $V_I < 0$ or $V_I > V_{CC}^{(2)}$ | -20 | 20 | mA |
| I _{OK} | Output clamp current, $V_O < 0$ or $V_O > V_{CC}$ ⁽²⁾ | -20 | 20 | mA |
| Io | Continuous output current, $V_O = 0$ to V_{CC} | -25 | 25 | mA |
| | Continuous current through V _{CC} or GND | -50 | 50 | mA |
| T _{stg} | Storage temperature | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|----------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1)

| | | | MIN | NOM | MAX | UNIT |
|----------------|------------------------------------|-------------------------|------|-----|----------|----------|
| V_{CC} | Supply voltage | | 2 | 5 | 6 | V |
| | | V _{CC} = 2 V | 1.5 | | | |
| V_{IH} | High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | V |
| | | V _{CC} = 6 V | 4.2 | | | |
| | | V _{CC} = 2 V | | | 0.5 | |
| V_{IL} | Low-level input voltage | V _{CC} = 4.5 V | | | 1.35 | V |
| | | V _{CC} = 6 V | | | 1.8 | |
| V_{I} | Input voltage | | 0 | | V_{CC} | V |
| Vo | Output voltage | | 0 | | V_{CC} | V |
| | | V _{CC} = 2 V | | | 1000 | |
| Δt/Δν | Input transition rise or fall time | V _{CC} = 4.5 V | | | 500 | ns |
| | | V _{CC} = 6 V | | | 400 | |
| _ | | SN54HC05 | -55 | | 125 | ٥, |
| T _A | Operating free-air temperature | SN74HC05 | -40 | | 125 | °C |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



6.4 Thermal Information

| | | SN74HC05 | | | | | | |
|----------------------|--|----------|----------|----------|------------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | N (PDIP) | NS (SOP) | PW (TSSOP) | UNIT | | |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 89.1 | 85.9 | 86.4 | 117.1 | | | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 50.6 | 43.8 | 42.4 | 46.1 | | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 43.3 | 44.6 | 45.1 | 58.7 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 16.3 | 12 | 11.8 | 4.8 | | | |
| Ψ_{JB} | Junction-to-board characterization parameter | 43 | 44.2 | 44.7 | 58.1 | | | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | V _{cc} | T | _A = 25°C | | SN54H | IC05 | | HC05 to 85°C | SN74F -40°C to | | UNIT |
|-----------------|---------------------------------------|---------------------------|-----------------|-----|---------------------|------|-------|-------|-----|-----------------|-------------------|-------|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| I _{OH} | V _I = V _{IH} or \ | V_{IL} , $V_O = V_{CC}$ | 6 V | | 0.01 | 0.5 | | 10 | | 5 | | 5 | μA |
| | | | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | | 0.1 | |
| | | $I_{OL} = 20 \mu A$ | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | | 0.1 | |
| V _{OL} | $V_I = V_{IH}$ or V_{IL} | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | | 0.1 | V |
| | * IL | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | | 0.33 | |
| | | I _{OL} = 5.2 mA | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | | 0.33 | |
| I | $V_I = V_{CC}$ or | 0 | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | | ±1000 | nA |
| I _{cc} | $V_I = V_{CC}$ or | 0, I _O = 0 | 6 V | | | 2 | | 40 | | 20 | | 20 | μA |
| C _i | | | 2 to 6 V | | 3 | 10 | | 10 | | 10 | | 10 | pF |

6.6 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM | TO | V _{cc} | T _A = | = 25°C | | SN54H | C05 | SN74F -40°C to | | SN74H0 -40°C to | | UNIT |
|------------------|---------|----------|-----------------|------------------|--------|-----|-------|-----|-------------------|-----|--------------------|-----|------|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| | | | 2 V | | 60 | 115 | | 175 | | 145 | | 160 | |
| t _{PLH} | А | Y | 4.5 V | | 13 | 23 | | 35 | | 29 | | 31 | |
| | | | 6 V | | 10 | 20 | | 30 | | 25 | | 28 | |
| | | | 2 V | | 45 | 85 | | 130 | | 105 | | 120 | |
| t _{PHL} | А | Y | 4.5 V | | 9 | 17 | | 26 | | 21 | | 23 | ns |
| | | | 6 V | | 8 | 14 | | 22 | | 18 | | 21 | |
| | | | 2 V | | 38 | 75 | | 110 | | 95 | | 110 | |
| t _f | | Y | 4.5 V | | 8 | 15 | | 22 | | 19 | | 22 | |
| | | | 6 V | | 6 | 13 | | 19 | | 16 | | 19 | |

6.7 Operating Characteristics


 $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|--|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance per inverter | No load | 20 | pF |


Product Folder Links: SN54HC05 SN74HC05

TEXAS INSTRUMENTS

6.8 Typical Characteristics



7 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNx4HC05 devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic. The open-drain outputs require pullup resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

8.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The strong current-sinking outputs allow the device to drive medium loads without significant increases in output voltage. In addition, the low power consumption makes this device a good choice for portable and battery power-sensitive applications.

8.4 Device Functional Modes

Table 1. Function Table (Each Inverter)

| INPUT A | OUTPUT Y |
|---------|----------|
| Н | L |
| L | Н |

Copyright © 2015. Texas Instruments Incorporated Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74HC05 device is a low drive open-drain CMOS device that can be used for a multitude of buffer type functions. The open-drain output can be pulled to any voltage between GND and V_{CC} making them Ideal for down translation.

9.2 Typical Application




Figure 5. Simplified Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and is open-drain so it has low-output drive only. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- · Recommended input conditions:
 - Rise time and fall time specs see (Δt/ΔV) in Recommended Operating Conditions.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.



Typical Application (continued)

9.2.3 Application Curve




Figure 6. Max V_{IL} vs. V_{CC} Level

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple VCC terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever makes more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver.

11.2 Layout Example




Figure 7. Layout Recommendation

Copyright © 2015, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|----------|----------------|--------------|---------------------|------------------|---------------------|
| SN54HC05 | Click here | Click here | Click here | Click here | Click here |
| SN74HC05 | Click here | Click here | Click here | Click here | Click here |

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





9-Mar-2021

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|---------------------------------------|---------|
| 5962-88718012A | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 88718012A SNJ54HC 05FK | Sample |
| 5962-8871801CA | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8871801CA SNJ54HC05J | Sample |
| SN54HC05J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54HC05J | Sample |
| SN74HC05D | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05DE4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05DR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05DRG4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05DT | ACTIVE | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05DTG4 | ACTIVE | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05N | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 125 | SN74HC05N | Sample |
| SN74HC05NE4 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 125 | SN74HC05N | Sample |
| SN74HC05NSR | ACTIVE | so | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05NSRE4 | ACTIVE | so | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05PWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SN74HC05PWT | ACTIVE | TSSOP | PW | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC05 | Sample |
| SNJ54HC05FK | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 88718012A SNJ54HC 05FK | Sample |



PACKAGE OPTION ADDENDUM

9-Mar-2021

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|------------------------------|---------|
| SNJ54HC05J | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8871801CA SNJ54HC05J | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC05, SN74HC05:



PACKAGE OPTION ADDENDUM

9-Mar-2021

• Catalog: SN74HC05

Military: SN54HC05

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com 19-May-2021

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HC05DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.6 | 9.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 330.0 | 16.8 | 6.5 | 9.5 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05DT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC05NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.45 | 10.55 | 2.5 | 12.0 | 16.2 | Q1 |
| SN74HC05PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC05PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC05PWRG4 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC05PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 19-May-2021



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC05DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 366.0 | 364.0 | 50.0 |
| SN74HC05DR | SOIC | D | 14 | 2500 | 364.0 | 364.0 | 27.0 |
| SN74HC05DRG4 | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC05DRG4 | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC05DT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| SN74HC05NSR | SO | NS | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74HC05PWR | TSSOP | PW | 14 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74HC05PWR | TSSOP | PW | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74HC05PWRG4 | TSSOP | PW | 14 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74HC05PWT | TSSOP | PW | 14 | 250 | 853.0 | 449.0 | 35.0 |

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated